Job
- Level
- Senior
- Ort
- Vasoldsberg
- Arbeitsmodell
- Onsite
- Job Feld
- Embedded, Test/QA
- Anstellung
- Vollzeit
- Vertragsart
- Unbefristetes Dienstverhältnis
Job Zusammenfassung
In dieser Position entwickelst du Regelwerke für DRC, LVS, ERC und DFM und führst physikalische Verifikationen durch, um sicherzustellen, dass Designs vor dem Tape-Out bereit sind und den Anforderungen entsprechen.
Job Technologien
Deine Rolle im Team
- Develop and maintain Synopsys IC Validator (ICV), Siemens Calibre, Cadence PVS rule decks for Design Rule Checking (DRC), Layout Versus Schematic (LVS), Electrical Rule Checking (ERC), and antenna verification across multiple semiconductor technologies.
- Execute physical signoff verification flows using Synopsys IC Validator, Simens Calibre, Cadence PVS and analyze verification results to ensure tape-out readiness and compliance with foundry requirements.
- Create and optimize DFM and pattern-matching checks to improve manufacturability, yield, reliability, and process robustness.
- Investigate and resolve complex verification violations by performing root-cause analysis and collaborating closely with layout engineers, circuit designers, and technology teams.
- Develop automation and regression frameworks to improve verification efficiency, rule quality, runtime performance, and result tracking.
- Support technology qualification and methodology development by evaluating new process nodes, validating rule implementations, and establishing golden signoff flows.
- Integrate verification results into the overall signoff process, including DRC, LVS, ERC, antenna, DFM, and parasitic extraction flows, ensuring a robust and scalable verification methodology.
Unsere Erwartungen an dich
Ausbildung
- Bachelor's or Master's Degree in Electrical Engineering, Microelectronics, Semiconductor Physics, Computer Engineering, or a related field.
Qualifikationen
- Strong understanding of semiconductor manufacturing and IC design fundamentals, including CMOS technologies, layout methodologies, parasitic effects, reliability, and signoff requirements.
- Programming and automation skills in languages such as Python, Tcl, Perl, Shell, or SKILL to develop verification utilities, regression frameworks, and automated workflows.
- Strong analytical skills: ability to investigate complex DRC, LVS, ERC, and DFM violations, identify root causes, and develop effective solutions.
- Attention to Detail: strong focus on accuracy and consistency, ensuring that even subtle rule violations or verification issues are identified before tape-out.
- Able to work effectively across multidisciplinary teams, supporting design, layout, technology, reliability, and manufacturing groups.
- Fluent English, German would be a beneficial but not a must. Ability to explain verification findings clearly to layout engineers, circuit designers, CAD teams, and foundry partners.
Erfahrung
- Minimum of 10 years experience in semiconductor industry.
- Hands-on experience with Physical Verification tools, especially Synopsys IC Validator (ICV), and familiarity with DRC, LVS, ERC, Antenna, and DFM verification flows.
Unser Angebot
- We offer competitive salaries and additional benefits based on your performance, experience and qualification.
- The employment is in accordance with the collective salary and wage agreement for employees of the electrical and electronics industry, employment group G.
- We offer a higher compensation depending on your expertise and skills.
Benefits
Gesundheit, Fitness & Fun
Work-Life-Integration
Essen & Trinken
Mehr Netto
Themen mit denen du dich im Job beschäftigst
Job Standorte
Das ist dein Arbeitgeber
ams AG
Unsere Sensorsolutions nehmen das Messen auf eine neue Ebene, indem sie eine fließende Schnittstelle zwischen Menschen und Technologie schaffen. Wir ermöglichen unseren Kunden Produkte mit hocheinzigartigen Eigenschaften zu erschaffen – Produkte, die smarter, sicherer, leichter bedienbar und ökologischer sind.
Description
- Sprachen
- Englisch
- Unternehmenstyp
- Etablierte Firma
- Arbeitsmodell
- Hybrid, Onsite
- Branche
- Elektronik, Automatisation, Handel, Internet, IT, Telekom
Principal Physical Verification Engineer
- Ort
- Vasoldsberg
- Arbeitsmodell
- Onsite
- Diversität
- Für alle Personen geeignet (m/w/d)
